The documentation and process conversion measures necessary to comply with this revision shall be completed by 7 July 2004.

IINCH-POUND

MIL-PRF-19500/592E <u>7 April 2004</u> SUPERSEDING MIL-PRF-19500/592D 29 May 2003

PERFORMANCE SPECIFICATION SHEET

* SEMICONDUCTOR DEVICE, REPETITIVE AVALANCHE, FIELD EFFECT TRANSISTOR, N-CHANNEL, SILICON, TYPES 2N7224, 2N7225, 2N7227, 2N7228, 2N7224U, 2N7225U, 2N7227U, AND 2N7228U, JAN, JANTX, JANTXV, JANS, JANHC, AND JANKC

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

1. SCOPE

- * 1.1 <u>Scope</u>. This specification covers the performance requirements for an N-channel, enhancement-mode, MOSFET, power transistor intended for use in high density power switching applications. Four levels of product assurance are provided for each encapsulated device type as specified in MIL-PRF-19500, and two levels of product assurance for each unencapsulated device type die, with avalanche energy ratings (EAS and EAR) and maximum avalanche current (IAR).
- 1.2 Physical dimensions. See figure 1 (TO-254AA), figure 2 (TO-276AB, surface mount), and figure 3 for JANHC and JANKC (die) dimensions.
- * 1.3 Maximum ratings. (T_A = +25°C, unless otherwise specified).

Туре	P _T (1) T _C = +25°C	P _T T _A = +25°C	V _{GS}	I _{D1} (2) (3) T _C = +25°C	I _{D2} (2) T _C = +100°C	I _S	I _{DM} (4)	T _J and T _{STG}	V _{ISO} at 70,000 foot	R _θ JC max
	W	W	V dc	A dc	A dc	A dc	A(pk)	<u>°C</u>		°C/W
2N7224, 2N7224U 2N7225, 2N7225U	150 150	4.0 4.0	±20 ±20	34.0 27.4	21 17	34.0 27.4	136 110	-55 to		0.83 0.83
2N7227, 2N7227U	150	4.0	±20	14.0	9	14.0	56	+150	400	0.83
2N7228, 2N7228U	150	4.0	±20	12.0	8	12.0	48		500	0.83

See notes on next page.

AMSC/NA FSC 5961

^{*} Comments, suggestions, or questions on this document should be addressed to Defense Supply Center, Columbus, ATTN: DSCC-VAC, P.O. Box 3990, Columbus, OH 43216-5000, or emailed to Semiconductor@dscc.dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at http://www.dodssp.daps.mil/.

* 1.3 Maximum ratings - Continued.

Туре	I _{AR}	E _{AS}	E _{AR}	r _{DS(on)} max (1) (5) V _{GS} = 10 V dc I _D = I _{D2}	
				T _J = +25°C	T _J = +150°C
	<u>A</u>	<u>mj</u>	<u>mj</u>	Ω	Ω
2N7224, 2N7224U 2N7225, 2N7225U 2N7227, 2N7227U 2N7228, 2N7228U	34.0 27.4 14.0 12.0	150 500 700 750	15.0 15.0 15.0 15.0	0.070 0.100 0.315 0.415	0.133 0.200 0.693 0.913

(1) Derate linearly 1.2 W/°C for $T_C > +25$ °C. (2) The following formula derives the maximum theoretical I_D limit. I_D is limited by package and internal wires and may be limited by pin diameter:

$$I_{\rm D} = \sqrt{\frac{T_{\rm JM} \, {}^{\text{-}} T_{\rm C}}{\left(\; R_{\, \theta \rm JC} \; \right) x \left(\; R_{\, \rm DS} \left(\; on \; \right) \, at \; T_{\rm JM} \; \right)}}$$

(3) See figure 4, maximum drain current graph.


(4) $I_{DM} = 4 \times I_{D1}$ as calculated in note (2).

(5) Pulsed (see 4.5.1).

1.4 Primary electrical characteristics. $T_C = +25^{\circ}C$ (unless otherwise specified).

Туре	Min V(BR)DSS	VGS(th)1	$Max I_{DSS1}$ $V_{GS} = 0$	$Max r_{DS(on)} (1)$ $V_{GS} = 10 V dc$ $I_{D} = I_{D2}$
	VGS = 0	V _{DS} ≥ V _{GS}	VDS = 80 percent	T _J = +25°C
	$I_D = 1.0 \text{ mA dc}$	$I_D = 0.25 \text{ mA}$	of rated V _{DS}	
	<u>V dc</u>	<u>V dc</u> <u>Min</u> <u>Max</u>	μA dc	<u>Ohms</u>
2N7224, 2N7224U	100	2.0 4.0	25	0.070
2N7225, 2N7225U	200	2.0 4.0	25	0.100
2N7227, 2N7227U	400	2.0 4.0	25	0.315
2N7228, 2N7228U	500	2.0 4.0	25	0.415

(1) Pulsed (see 4.5.1).




NOTES:

- 1.
- Dimensions are in inches.
 Millimeters are given for general information only. 2.
- Glass meniscus included in dimension D and E. 3.
- 4. All terminals are isolated from the case.
- 5. In accordance with ASME Y14.5M, diameters are equivalent to ϕx symbology.

FIGURE 1. Physical dimensions for TO-254AA.

Ltr.	Inch	ies	Millim	Notes				
	Min	Max	Min	Max				
BL	.535	.545	13.59	13.84				
СН	.249	.260	6.32	6.60				
LD	.035	.045	0.89	1.14				
LL	.510	.570	12.95	14.48				
LO	.150	BSC	3.81					
LS	.150	BSC	3.81					
MHD	.139	.149	3.53	3.53 3.78				
МНО	.665	.685	16.89	17.40				
TL	.790	.800	20.07	20.32	3, 4			
TT	.040	.050	1.02	1.27				
TW	.535	.545	13.59	13.84	3, 4			
Term 1		Drain						
Term 2		Source						
Term 3		Gate						

FIGURE 1. Physical dimensions for TO-254AA - Continued.




Dimensions									
Ltr.	Inc	hes	Millim	neters					
	Min	Max	Min	Max					
BL	.620	.630	15.75	16.00					
BW	.445	.455	11.30	11.56					
CH		.142		3.60					
LH	.010	.020	0.26	0.50					
LL ₁	.410	.420	10.41	10.67					
LL ₂	.152	.162	3.86	4.11					
LS ₁	.210	BSC	5.33 BSC						
LS ₂	.105	BSC	2.67 BSC						
LW ₁	.370	.380	9.40	9.65					
LW ₂	.135	.145	3.43	3.68					
Q ₁	.030		0.76						
Q ₂	.035		0.89						
Term 1			Drain						
Term 2			Gate						
Term 3		•	Source						

NOTES:

- 1. Dimensions are in inches.
- 2. Millimeters are given for information only.
- 3. The lid shall be electrically isolated from the drain, gate and source.
- 4. In accordance with ASME Y14.5M, diameters are equivalent to φx symbology.

FIGURE 2. Dimensions and configuration of surface mount package outline (TO-276AB) 2N7224U, 2N7225U, 2N7227U, and 2N7228U.



NOTES:

- 1. Dimensions are in inches.
- 2. Millimeters are given for information only.
- Unless otherwise specified, tolerance is ±.005 inches (0.13 mm).
 Physical characteristics of the die thickness = .0187 inch (0.47 mm).
- 5. Back metal: Cr Ni Ag.
- 6. Top metal: Al.
- 7. Back contact: Drain.

FIGURE 3. Physical dimensions JANHC and JANKC.

A version

	Dii	mensions	s - 2N72	24	Din	nensions	- 2N722	25	Dimensions - 2N7227 and 2N7228			
Ltr	Inches Millimeters		neters	Inches		Millimeters		Inches		Millimeters		
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
Α	.252	.262	6.40	6.65	.252	.262	6.40	6.65	.252	.262	6.40	6.65
В	.252	.262	6.40	6.65	.252	.262	6.40	6.65	.252	.262	6.40	6.65
С	.027	.037	0.69	0.94	.027	.037	0.69	0.94	.025	.035	0.64	0.89
D	.066	.076	1.68	1.93	.066	.076	1.68	1.93	.043	.053	1.09	1.35
Е	.047	.057	1.19	1.45	.047	.057	1.19	1.45	.032	.042	0.81	1.07
F	.013	.023	0.33	0.58	.013	.023	0.33	0.58	.015	.025	0.38	0.64

FIGURE 3. JANHC and JANKC die dimensions - Continued.

2. APPLICABLE DOCUMENTS

* 2.1 <u>General</u>. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

2.2 Government documents.

- * 2.2.1 <u>Specifications, standards, and handbooks</u>. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.
- * DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 - Semiconductor Devices, General Specification for.

* DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 - Test Methods for Semiconductor Devices.

- * (Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://www.dodssp.daps.mil/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)
- 2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.
- 3.2 <u>Qualification</u>. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturer's list (QML) before contract award (see 4.2 and 6.3).
- 3.3 <u>Abbreviations, symbols, and definitions</u>. Abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500.
- 3.4 Interface and physical dimensions. Interface and physical dimensions shall be as specified in MIL-PRF-19500, and on figures 1 (TO-254AA), 2 (TO-276AB, surface mount), and 3 (die) herein. Methods used for electrical isolation of the terminal feedthroughs shall employ materials that contain a minimum of 90 percent AL₂O₃ (ceramic). Examples of such construction techniques are metallized ceramic eyelets or ceramic walled packages.
- 3.4.1 <u>Lead formation, material, and finish</u>. Lead material shall be Kovar or Alloy 52; a copper core or plated core is permitted. Lead finish shall be solderable in accordance with MIL-PRF-19500, MIL-STD-750, and herein. Where a choice of lead formation material or finish is desired, it shall be specified in the acquisition document (see 6.2). When lead formation is performed, as a minimum, the vendor shall perform 100-percent hermetic seal in accordance with screen 14 of table IV of MIL-PRF-19500 and 100-percent dc testing in accordance with table I, subgroup 2 herein.

- 3.4.2 <u>Internal construction</u>. Multiple chip construction shall not be permitted to meet the requirements of this specification.
 - 3.5 Marking. Marking shall be in accordance with MIL-PRF-19500.
 - 3.6 <u>Electrostatic discharge protection</u>. The devices covered by this specification require electrostatic protection.
- 3.6.1 <u>Handling</u>. MOS devices must be handled with certain precautions to avoid damage due to the accumulation of static charge. However, the following handling practices are recommended (see 3.6).
 - a. Devices should be handled on benches with conductive and grounded surface.
 - b. Ground test equipment, tools, and personnel handling devices.
 - c. Do not handle devices by the leads.
 - d. Store devices in conductive foam or carriers.
 - e. Avoid use of plastic, rubber, or silk in MOS areas.
 - f. Maintain relative humidity above 50 percent if practical.
 - g. Care should be exercised, during test and troubleshooting, to apply not more than maximum rated voltage to any lead.
 - h. Gate must be terminated to source. R \leq 100 k Ω , whenever bias voltage is to be applied drain to source.
- 3.7 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I.
 - 3.8 Electrical test requirements. The electrical test requirements shall be table I as specified herein.
- 3.9 <u>Workmanship</u>. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

4. VERIFICATION

- 4.1 Classification of inspections. The inspection requirements specified herein are classified as follows:
 - a. Qualification inspection (see 4.2).
 - b. Screening (see 4.3).
 - c. Conformance inspection (see 4.4).
- 4.2 <u>Qualification inspection</u>. Qualification inspection shall be in accordance with MIL-PRF-19500. Alternate flow is allowed for qualification inspection in accordance with MIL-PRF-19500.
 - 4.2.1 JANHC and JANKC devices. Qualification shall be in accordance with MIL-PRF-19500.
- * 4.2.2 <u>Group E qualification</u>. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not request the performance of table II tests, the tests specified in table II herein shall be performed on the first inspection lot of this revision to maintain qualification.

* 4.3 <u>Screening (JANTX, JANTXV, and JANS levels only)</u>. Screening shall be in accordance with table IV of MIL-PRF-19500, and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen (see table IV,	Measurement							
of MIL-PRF-19500) (1) (2)	JANS level	JANTX and JANTXV levels						
(3)	Gate stress (see 4.3.2)	Gate stress (see 4.3.2)						
(3)	Method 3470 of MIL-STD-750 (see 4.3.3)	Method 3470 of MIL-STD-750 (see 4.3.3)						
(3) 3c	Method 3161 of MIL-STD-750 (see 4.3.4)	Method 3161 of MIL-STD-750 (see 4.3.4)						
7	Optional.	Optional.						
9	IGSSF1, IGSSR1, IDSS1, subgroup 2 of table herein	Subgroup 2 of table I herein.						
10	Method 1042 of MIL-STD-750, test condition B	Method 1042 of MIL-STD-750, test condition B						
11	Subgroup 2 of table I herein IGSSF1, IGSSR1, IDSS1, IDS(on)1, VGS(th)1; $\Delta IGSSF1 = \pm 20 \text{ nA dc or } \pm 100 \text{ percent of initial value, whichever is greater.}$ $\Delta IGSSR1 = \pm 20 \text{ nA dc or } \pm 100 \text{ percent of initial value, whichever is greater.}$ $\Delta IDSS1 = \pm 25 \mu \text{A dc or } \pm 100 \text{ percent of initial value, whichever is greater.}$ of initial value, whichever is greater.	Subgroup 2 of table I herein. IGSSF1, IGSSR1, IDSS1, IDS(on)1, VGS(th)1						
12	Method 1042 of MIL-STD-750, condition A	Method 1042 of MIL-STD-750, condition A						
13	Subgroups 2 and 3 of table I herein; $\Delta I_{GSSF1} = \pm 20$ nA dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{GSSR1} = \pm 20$ nA dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{DSS1} = \pm 25$ μA dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{DS(0n)1} = \pm 20$ percent of initial value, $\Delta I_{CS(0n)1} = \pm 20$ percent of initial value.	Subgroup 2 of table I herein; $\Delta I_{GSSF1} = \pm 20 \text{ nA dc or } \pm 100 \text{ percent}$ of initial value, whichever is greater. $\Delta I_{GSSR1} = \pm 20 \text{ nA dc or } \pm 100 \text{ percent}$ of initial value, whichever is greater. $\Delta I_{DSS1} = \pm 25 \mu\text{A dc or } \pm 100 \text{ percent}$ of initial value, whichever is greater. $\Delta I_{DS(on)1} = \pm 20 \text{ percent of initial value,}$ $\Delta V_{GS(th)1} = \pm 20 \text{ percent of initial value.}$						
14	Required.	Required.						

- (1) At the end of the test program, I_{GSSF1} , I_{GSSR1} , and I_{DSS1} are measured.
- (2) An out-of-family program to characterize I_{GSSF1} , I_{GSSR1} , I_{DSS1} , and $V_{GS(th)1}$ shall be invoked.
- (3) Shall be performed anytime before screen 9.

*	4.3.1.	Screenii	ng (JANH	C and JAI	NKC).	Screenin	ng of JA	NHC ar	nd JANK(die sha	all be i	n accord	ance with	
Μ	IL-PRF	-19500,	"Discrete	Semicono	ductor I	Die/Chip	Lot Acc	ceptance	e". As a	minimum	n, die	shall be	100 percei	nt
pr	obed ir	n accorda	ance with	table I, su	ubgroup	2, exce	pt test of	current s	shall not	exceed 2	20 A.	Burn-in d	duration fo	r the
J	ANKC I	evel follo	ws JANS	requirem	ents; th	ne JANHO	C follow	s JANT	X require	ments.				

- 4.3.2 Gate stress test. Apply $V_{GS} = 30 \text{ V}$ minimum for $t = 250 \mu s$ minimum.
- 4.3.3 Single pulsed unclamped inductive switching.
 - a. Peak current, IDIAR(max).
 - b. Peak gate voltage, VGS......10 V.
 - c. Gate to source resistor, R_{GS}25 $\leq R_{Q} \leq 200 \Omega$.
 - d. Initial case temperature.....+25°C, +10°C, -5°C.
 - e. Inductance, L..... $\left[\frac{2E_{{\scriptscriptstyle AS}}}{\left(I_{{\scriptscriptstyle D}_{1}}\right)^{2}}\right] \left[\frac{\left(V_{{\scriptscriptstyle BR}}-V_{{\scriptscriptstyle DD}}\right)}{V_{{\scriptscriptstyle BR}}}\right] \, {\rm mH \,\, minimum}.$
 - f. Number of pulses to be applied1 pulse minimum.
 - g. Supply voltage (VDD)......50 V, (25 V for devices with minimum V(BR)DSS of 100 V).
- * 4.3.4 Thermal impedance ($Z_{\theta JC}$ measurements). The $Z_{\theta JC}$ measurements shall be performed in accordance with method 3161 of MIL-STD-750. The maximum limit (not to exceed the table I, subgroup 2 limit or figure 5 thermal impedance curve) for $Z_{\theta JC}$ in screening (table IV of MIL-PRF-19500) shall be derived by each vendor by means of statistical process control. When the process has exhibited control and capability, the capability data shall be used to establish the fixed screening limit. In addition to screening, once a fixed limit has been established, monitor all future sealing lots using a random five piece sample from each lot to be plotted on the applicable X bar R chart. If a lot exhibits an out of control condition, the entire lot shall be removed from the line and held for engineering evaluation and disposition. This procedure may be used in lieu of an in line monitor. The following parameter measurements shall apply:
 - a. I_M measuring current10 mA.
 - b. IH drain heating current A minimum (5 A minimum for surface mount devices).
 - c. t_H heating time100 ms minimum (30 ms minimum for surface mount devices).
 - d. V_H drain-source heating voltage ...25 V minimum (20 V minimum for surface mount devices).
 - e. t_{MD} measurement time delay30 to 60 μs.
 - f. t_{SW} sample window time10 μs maximum.
- 4.4 <u>Conformance inspection</u>. Conformance inspection shall be in accordance with MIL-PRF-19500. Alternate flow is allowed for conformance inspection in accordance with MIL-PRF-19500.
- 4.4.1 <u>Group A inspection</u>. Group A inspection shall be conducted in accordance with MIL-PRF-19500, and table I herein. (End-point electrical measurements shall be in accordance with table I, subgroup 2 herein.)

* 4.4.2 <u>Group B inspection</u>. Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in table VIa (JANS) and table VIb (JAN, JANTX, and JANTXV) of MIL-PRF-19500 and as follows. Electrical measurements (end-points) and delta requirements shall be in accordance with table I, subgroup 2 herein.

4.4.2.1 Group B inspection, table VIa (JANS) of MIL-PRF-19500.

	<u>Subgroup</u>	<u>Method</u>	Conditions
	В3	1051	Test condition G.
*	В3	2075	See 3.4.2 herein.
	В3	2037	Test condition A. All internal wires for each device shall be pulled separately. If group B3 is to be continued to C6, strength test may be performed after C6.
	B4	1042	Test condition D, 2,000 cycles. The heating cycle shall be 1 minute minimum. No heat sink nor forced air cooling on the device shall be permitted during the oncycle.
	B5	1042	A separate sample may be pulled for each test. Accelerated steady-state reverse bias; test condition A, V_{DS} = rated, T_A = +175°C, t = 120 hours, read and record $V_{BR(DSS)}$ (pre and post) at I_D = 1 mA. Read and record I_{DSS} (pre and post) in accordance with table I, subgroup 2 herein. $V_{BR(DSS)}$ delta cannot exceed 10 percent.
	B5	1042	Accelerated steady-state gate stress; test condition B, V_{GS} = rated, T_{A} = +175°C, t = 24 hours.
	B6		See 4.5.2.

4.4.2.2 Group B inspection, table VIb (JAN, JANTX, and JANTXV) of MIL-PRF-19500.

Subgroup	Method	Conditions
B2	1051	Test condition G.
ВЗ	1042	Test condition D, 2,000 cycles. The heating cycle shall be 1 minute minimum. No heat sink nor forced air cooling on the device shall be permitted during the oncycle.
В3	2037	Test condition A. All internal wires for each device shall be pulled separately. If group B3 is to be continued to C6, bond strength test may be performed after C6.

4.4.3 <u>Group C inspection</u>. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table VII of MIL-PRF-19500, and as follows. Electrical measurements (end-points) and delta requirements shall be in accordance with table I, subgroup 2 herein.

<u>Subgroup</u>	<u>Method</u>	Conditions
C2	2036	Test condition A; weight = 10 pounds, t = 15 s (not applicable for surface mount devices).
C5	3161	See 4.5.2.
C6	1042	Test condition D, 6,000 cycles. The heating cycle shall be 1 minute minimum. No heat sink nor forced air cooling on the device shall be permitted during the oncycle.

- * 4.4.4 <u>Group E inspection</u>. Group E inspection shall be conducted in accordance with the conditions specified for subgroup testing in appendix E, table IX of MIL-PRF-19500 and as specified in table II herein. Electrical measurements (end-points) shall be in accordance with table I, subgroup 2 herein.
 - 4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows.
 - 4.5.1 Pulse measurements. Conditions for pulse measurement shall be as specified in section 4 of MIL-STD-750.
- 4.5.2 <u>Thermal resistance</u>. Thermal resistance measurements shall be performed in accordance with method 3161 of MIL-STD-750. $R_{\theta JC(max)} = .83^{\circ}C/W$ for TO-254AA case style devices and surface mount devices. The following parameter measurements shall apply:
 - a. IM measuring current10 mA.
 - b. IH drain heating current.................................. A minimum (5 A minimum for surface mount devices).
 - c. t_H heating timeSteady-state (see method 3161 of MIL-STD-750).
 - d. V_H drain-source heating voltage25 V minimum (20 V minimum for surface mount devices).
 - e. t_{MD} measurement time delay......30 to 60 μs.
 - f. tsw sample window time10 µs maximum.

* TABLE I. Group A inspection.

	Inspection 1/		MIL-STD-750	Symbol	Lin	nits	Unit
		Method	Conditions		Min	Max	
	Subgroup 1						
	Visual and mechanical inspection	2071					
	Subgroup 2						
*	Thermal impedance 2/	3161		$Z_{ heta$ JC		.65	°C/W
	Breakdown voltage, drain to source	3407	I _D = 1.0 mA dc, bias condition C,	V(BR)DSS			
	2N7224, 2N7224U 2N7225, 2N7225U 2N7227, 2N7227U 2N7228, 2N7228U		V _G S = 0 V dc		100 200 400 500		V dc V dc V dc V dc
	Gate to source voltage (threshold)	3403	V _{DS} ≥ V _{GS} I _D = .25 mA	VGS(th)1	2.0	4.0	V dc
*	Gate reverse current	3411	V _{GS} = +20 V dc, bias condition C, V _{DS} = 0	lGSSF1		+100	nA dc
*	Gate reverse current	3411	V _{GS} = -20 V dc, bias condition C, V _{DS} = 0	lgssr1		-100	nA dc
	Drain current	3413	V_{DS} = 80 percent of rated V_{DS} , bias condition C, V_{GS} = 0	I _{DSS1}		25	μA dc
	Static drain to source on-state resistance	3421	V _{GS} = 10 V dc, condition A, pulsed (see 4.5.1), I _D = rated I _{D2} (see 1.3)	rDS(on)1			
	2N7224, 2N7224U 2N7225, 2N7225U 2N7227, 2N7227U 2N7228, 2N7228U					0.070 0.100 0.315 0.415	Ohm Ohm Ohm Ohm
	Static drain to source on-state resistance	3421	$V_{GS} = 10 \text{ V dc}$, pulsed (see 4.5.1), condition A, $I_D = \text{rated } I_{D1}$ (see 1.3)	rDS(on)2			
	2N7224, 2N7224U 2N7225, 2N7225U 2N7227, 2N7227U 2N7228, 2N7228U					0.081 0.105 0.415 0.515	Ohm Ohm Ohm Ohm

* TABLE I. <u>Group A inspection</u> - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limits		Unit
	Method	Conditions		Min	Max	
Subgroup 2 - Continued						
Forward voltage (source drain diode)	4011	Pulsed (see 4.5.1), I _D = I _{D1} (see 1.3)	V _{SD}			
2N7224, 2N7224U 2N7725, 2N7225U 2N7227, 2N7227U 2N7228, 2N7228U					1.8 1.9 1.7 1.7	V V V
Subgroup 3						
High temperature operation:		$T_C = T_J = +125^{\circ}C$				
Gate reverse current	3411	VGS = +20 V dc and -20 V dc, bias condition C, VDS = 0	I _{GSS2}		±200	nA dc
Drain current	3413	Bias condition C, V _{GS} = 0 V dc				
		V _{DS} = 80 percent rated	I _{DSS2}		0.25	mA dc
Static drain to source on-state resistance	3421	V _{GS} = 10 V dc, pulsed (see 4.5.1) I _D = rated I _{D2} (see 1.3)	rDS(on)3			
2N7224, 2N7224U 2N7225, 2N7225U 2N7227, 2N7227U 2N7228, 2N7228U					0.11 0.17 0.68 0.90	Ohm Ohm Ohm Ohm
Gate to source voltage (threshold)	3403	V _{DS} ≥ V _{GS} I _D = .25 mA dc	VGS(th)2	1.0		V dc
Low temperature operation:		$T_C = T_J = -55^{\circ}C$				
Gate to source voltage (threshold)	3403	$V_{DS} \ge V_{GS}$, $I_{D} = .25 \text{ mA dc}$	V _{GS(th)3}		5.0	V dc

* TABLE I. <u>Group A inspection</u> - Continued.

Inspection 1/	MIL-STD-750		Symbol Limits		nits	Unit
	Method	Conditions		Min	Max	
Subgroup 4						
Switching time test	3472	I _D = rated I _{D2} (see 1.3), V _{GS} = 10 V dc, Gate drive impedance = 2.35 ohms; V _{DD} = 0.5 V _{BR} (DSS)				
Turn-on delay time			^t d(on)		35	ns
Rise time			t _r		190	ns
Turn-off delay time			td(off)		170	ns
Fall time			t _f		130	ns
Subgroup 5						
Safe operating area test	3474	See figure 6; V_{DS} = 80 percent of rated V_{DS} V_{DS} = 200 V maximum, t_p = 10 ms				
Electrical measurements		See table I, subgroup 2				
Subgroup 6						
Not applicable						
Subgroup 7						
Gate charge	3471	Condition B				
On-state gate charge			Q _{g(on)}			
2N7224, 2N7224U 2N7225, 2N7225U 2N7227, 2N7227U 2N7228, 2N7228U					125 115 110 120	nC nC nC nC
Charge gate to source			Q _{gs}			
2N7224, 2N7224U 2N7225, 2N7225U 2N7227, 2N7227U 2N7228, 2N7228U					22 22 18 19	nC nC nC nC

* TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limits		Unit
	Method	Conditions		Min	Max	
Subgroup 7 - Continued Charge gate to drain			Q _{gd}			
2N7224, 2N7224U 2N7225, 2N7225U 2N7227, 2N7227U 2N7228, 2N7228U					65 60 65 70	nC nC nC nC
Reverse recovery time	3473	$V_{DD} \le 30 \text{ V}, d_i/d_t \le 100 \text{ A/}\mu\text{s}$ $I_D = I_{D1}$	t _{rr}			
2N7224, 2N7224U 2N7225, 2N7225U 2N7227, 2N7227U 2N7228, 2N7228U					500 950 1,200 1,600	ns ns ns ns

^{1/} For sampling plan, see MIL-PRF-19500.

* 2/ This test is required for the following end-point measurement only (not intended for 4.3, screen 9, 11, or 13): JANS, group B, subgroups 3 and 4; JAN, JANTX and JANTXV, group B, subgroups 2 and 3; group C, subgroup 6, and group E, subgroup 1.


* TABLE II. Group E inspection (all quality levels) for qualification or re-qualification only.

Inspection 1/		MIL-STD-750	Sampling	
	Method	Conditions	plan	
Subgroup 1			22 devices	
Temperature cycling	1051	500 cycles, test condition G	c = 0	
Electrical measurements		See table I, subgroup 2		
Subgroup 2 2/ Steady-state reverse bias	1042	Condition A, 1,000 hours	45 devices c = 0	
Electrical measurements		See table I, subgroup 2		
Steady-state gate bias	1042	Condition B, 1,000 hours		
Electrical measurements		See table I, subgroup 2		
Subgroup 3	0400		3 devices c = 0	
DPA Subgroup 4	2102		Sample size	
* Thermal impedance curves Subgroup 5 3/		Each supplier shall submit their (typical) design maximum thermal impedance curves. In addition, the optimal test conditions and Z_{QJX} limit shall be provided to the qualifying activity in the qualification report	N/A	
Barometric pressure (reduced)	1001	Condition C, $V_{(ISO)} = V_{DS}$	15 devices	
2N7227, 2N7227U 2N7228, 2N7228U			c = 0	
Subgroup 6			3 devices	
ESD	1020	Not required for devices classified as ESD class 1.		

* TABLE II. Group E inspection (all quality levels) for qualification or re-qualification only - Continued.

	Inspection 1/	MIL-STD-750		Sampling
		Method	Conditions	plan
*	Subgroup 8			5 devices, c = 0
	Repetitive avalanche energy	3469	Peak current I _{AR} = I _D ; peak gate voltage V _{GS} = 10 V; gate to source resistor, R _{GS} 2.5 ≤ R _{GS} ≤ 200 ohms, temperature = T _J = +150°C +0, -10°C Inductance = $ \left[\frac{2E_{AR}}{\left(I_{DI}\right)^2} \right] \left[\frac{V_{BR} - V_{DD}}{V_{BR}} \right] \ \textit{mH} \text{min} $ Number of pulses to be applied = 3.6 X 10 ⁸ ; supply voltage (V _{DD}) = 50 V; time in avalanche = 2 $ \mu \text{S} \text{minimum}$, 20 $ \mu \text{S} \text{minimum}$; f = 500 Hz minimum	
*	Subgroup 9			22 devices, c = 0
	Commutating diode for safe operating area test procedure for measuring dv/dt during reverse recovery of power MOSFET transistors or insulated gate bipolar transistors	3476		

JANHC and JANKC device are qualified with MIL-PRF-19500.
 A separate sample for each test may be pulled.
 Not required for 2N7224, 2N7224U, 2N7225, and 2N7225U.



* FIGURE 4. Maximum drain current vs case temperature.




FIGURE 4. Maximum drain current vs case temperature - Continued.






FIGURE 5. Thermal impedance curves.




2N7224, 2N7224U

FIGURE 6. Safe operating area graph.




2N7225, 2N7225U

FIGURE 6. Safe operating area graph - Continued.



2N7227, 2N7227U

FIGURE 6. Safe operating area graph - Continued.



2N7228, 2N7228U

FIGURE 6. Safe operating area graph - Continued.

5. PACKAGING

* 5.1 <u>Packaging</u>. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When actual packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

- 6.1 Notes. The notes specified in MIL-PRF-19500 are applicable to this specification.
- * 6.2 Acquisition requirements. Acquisition documents should specify the following:
 - a. Title, number, and date of this specification.
 - b. Packaging requirements (see 5.1).
 - c. Lead finish (see 3.4.1).
 - d. Product assurance level and type designator.
- * 6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML 19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from Defense Supply Center, Columbus, ATTN: DSCC/VQE, P.O. Box 3990, Columbus, OH 43216-5000 or e-mail vqe.chief@dla.mil.
- 6.4 <u>Supersession and substitution of DESC drawing</u>. This specification supersedes DESC drawing 89026, dated 19 December 1989.
 - 6.5 Suppliers of die. The qualified die suppliers will be identified on the QML (example JANHCA7224).

JANC ordering information				
Military PIN	Manufacturer			
	59993	59993		
2N7224 2N7225 2N7227 2N2778	JANHCA2N7224 JANHCA2N7225 JANHCA2N7227 JANHCA2N7228	JANKCA2N7224 JANKCA2N7225 JANKCA2N7227 JANKCA2N7228		

6.6 <u>Changes from previous issue</u>. The margins of this specification are marked with asterisks to indicate where changes from the previous issue were made. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Custodians:

Army - CR Navy - EC Air Force - 11 NASA - NA DLA - CC

(Project 5961-2872)

Preparing activity:

DLA - CC

Review activities:

Army - AR, MI Navy - TD Air Force - 70, 99

* NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at http://www.dodssp.daps.mil.